Scalable SAR with Sourcery VSIPL++ for the Cell/B.E

نویسندگان

  • J. Bergmann
  • M. LeBlanc
  • D. McCoy
  • B. Moses
  • S. Seefeld
چکیده

Sourcery VSIPL++ for the Cell/B.E. [1][2] is an implementation of the open standard VSIPL++ signal and image-processing API [1] on the IBM Cell/B.E. multi-core processor architecture [4]. It is suitable for implementing high-performance signal-processing applications that take full advantage of the Cell/B.E. processor throughput, without sacrificing programmer productivity or application portability.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

A MATLAB-to-Target Development Workflow using Sourcery VSIPL++

A hybrid MATLAB/C++ programming model for high performance embedded computing is presented. It is shown how the use of a common data model and API can help not only to speed up the development process, but also to keep the original MATLAB model in sync with the evolving C++ code, and thus allowing it to remain a gold standard for the project as it evolves.

متن کامل

Cell/B.E. blades: Building blocks for scalable, real-time, interactive, and digital media servers

The Cell Broadband Enginee (Cell/B.E.) processor, developed jointly by Sony, Toshiba, and IBM primarily for next-generation gaming consoles, packs a level of floating-point, vector, and integer streaming performance in one chip that is an order of magnitude greater than that of traditional commodity microprocessors. Cell/B.E. blades are server and supercomputer building blocks that use the Cell...

متن کامل

Optimization of Memory Allocation in VSIPL

In this paper, we propose an efficient memory allocation algorithm for Vector, Signal, and Image Processing Library (VSIPL) standard. This algorithm improves the efficiency of key VSIPL functions by exploiting fundamental properties of VSIPL objects during the allocation of memory. We implemented and tested our algorithm using the VSIPL reference implementation and measured results on represent...

متن کامل

VSIPL++/FPGA Design Methodology

We describe a hardware/software codesign methodology for hybrid hardware and software systems. The methodology integrates VSIPL++ for software design and a portable, composable hardware design method based on streams. The hardware design is portable and scalable from design/test systems to the target system and to future technologies. The methodology increases productivity by providing a concis...

متن کامل

GPU VSIPL: High-Performance VSIPL Implementation for GPUs

In this paper, we introduce GPU VSIPL1, an implementation of the Vector Signal Image Processing Library (VSIPL) Core Lite profile developed for the graphics processing unit (GPU). This implementation achieves a speedup of one to two orders of magnitude over the reference implementation. Because VSIPL is an open standard for high-performance platform-independent applications, GPU VSIPL provides ...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2008